Cirrus-logic CS4361 Manuel d'utilisateur télécharger pdf (Page 10)

CS4361

Confidential Draft

9/30/11

sclkh

slrs

slrd

sdlrs

sdh

sclkl

SDATA

SCLK

LRCK

Figure 3. External Serial Mode Input Timing

SDATA

*INTERNAL SCLK

LRCK

sclkw

sdlrs

sdh

sclkr

Figure 4. Internal Serial Mode Input Timing

* The SCLK pulses shown are internal to the CS4361.

SDATA

LRCK

MCLK

*INTERNAL SCLK

Figure 5. Internal Serial Clock Generation

* The SCLK pulses shown are internal to the CS4361.

N equals MCLK divided by SCLK

1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 23 24

Pas de commentaire

Cirrus-logic CS4361 Manuel d'utilisateur Page 10