Cirrus-logic CS4362 Manuel d'utilisateur télécharger pdf (Page 16)

16 DS257F2

CS4362

4. REGISTER DESCRIPTION

Note: All registers are read/write in I²C Mode and write-only in SPI, unless otherwise noted.

4.1 Mode Control 1 (address 01h)

4.1.1 Control Port Enable (CPEN)

Default = 0

0 - Disabled

1 - Enabled

Function:

This bit defaults to 0, allowing the device to power-up in Stand-Alone Mode. The Control Port Mode can

be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by the reg-

isters and the pin definitions will conform to Control Port Mode. To accomplish a clean power-up, the user

should write this bit within 10 ms following the release of Reset.

4.1.2 Freeze Controls (FREEZE)

Default = 0

0 - Disabled

1 - Enabled

Function:

This function allows modifications to be made to the registers without the changes taking effect until the

FREEZE is disabled. To make multiple changes in the Control port registers take effect simultaneously,

enable the FREEZE bit, make all register changes, then Disable the FREEZE bit.

4.1.3 Master Clock Divide Enable (MCLKDIV)

Default = 0

0 - Disabled

1 - Enabled

Function:

The MCLKDIV bit enables a circuit that divides the externally applied MCLK signal by 2 prior to all other

internal circuitry.

4.1.4 DAC Pair Disable (DACx_DIS)

Default = 0

0 - DAC Pair x Enabled

1 - DAC Pair x Disabled

Function:

When the bit is set, the respective DAC channel pair (AOUTAx and AOUTBx) will remain in a reset state.

It is advised that changes to these bits be made while the power-down (PDN) bit is enabled to eliminate

the possibility of audible artifacts.

76543210

CPEN FREEZE MCLKDIV Reserved DAC3_DIS DAC2_DIS DAC1_DIS PDN

00000001

1 2 ... 11 12 13 14 15 16 17 18 19 20 21 ... 41 42

Pas de commentaire

Cirrus-logic CS4362 Manuel d'utilisateur Page 16