Cirrus-logic CS43122 Manuel d'utilisateur Page 11

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 28
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 10
CS43122
11
SWITCHING CHARACTERISTICS - CONTROL PORT
(T
A
= 25° C; VD = 5.25 V to 3.0 Volts; Inputs: logic 0 = AGND, logic 1 = VD, C
L
= 30 pF)
Notes: 9. t
spi
only needed before first falling edge of CS after RST rising edge. t
spi
= 0 at all other times.
10. Data must be held for sufficient time to bridge the transition time of CCLK.
11. For F
SCK
< 1 MHz
Parameter Symbol Min Max Unit
SPI Mode
CCLK Clock Frequency f
sclk
-6MHz
RST
Rising Edge to CS Falling t
srs
500 - ns
CCLK Edge to CS
Falling (Note 9) t
spi
500 - ns
CS
High Time Between Transmissions t
csh
1.0 - µs
CS
Falling to CCLK Edge t
css
20 - ns
CCLK Low Time t
scl
66 - ns
CCLK High Time t
sch
66 - ns
CDIN to CCLK Rising Setup Time t
dsu
40 - ns
CCLK Rising to DATA Hold Time (Note 10) t
dh
15 - ns
Rise Time of CCLK and CDIN (Note 11) t
r2
-100ns
Fall Time of CCLK and CDIN (Note 11) t
f2
-100ns
CCLK Falling to CDOUT valid t
ov
45 ns
t
r2
t
f2
t
dsu
t
dh
t
sch
t
scl
CS
CCLK
CDIN
t
css
t
csh
t
spi
t
srs
RST
Figure 3. SPI Control Port Timing
Vue de la page 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 27 28

Commentaires sur ces manuels

Pas de commentaire