Cirrus-logic CS5341 Manuel d'utilisateur

Naviguer en ligne ou télécharger Manuel d'utilisateur pour Matériel Cirrus-logic CS5341. Cirrus Logic CS5341 User Manual Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 22
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
Copyright © Cirrus Logic, Inc. 2008
(All Rights Reserved)
http://www.cirrus.com
105 dB, 192 kHz, Multi-Bit Audio A/D Converter
Features
Advanced Multi-bit Delta-Sigma Architecture
24-bit Conversion
Supports All Audio Sample Rates Including
192 kHz
105 dB Dynamic Range at 5 V
-98 dB THD+N
90 mW Power Consumption
High-Pass Filter to Remove DC Offsets
Analog/Digital Core Supplies from 3.3 V to 5 V
Supports Logic Levels between 1.8 V and 5 V
Auto-Detect Mode Selection in Slave Mode
Auto-Detect MCLK Divider
General Description
The CS5341 is a complete analog-to-digital converter
for digital audio systems. It performs sampling, analog-
to-digital conversion, and anti-alias filtering, generating
24-bit values for both left and right inputs in serial form
at sample rates up to 200 kHz per channel.
The CS5341 uses a 5th-order, multi-bit Delta-Sigma
modulator followed by digital filtering and decimation,
which removes the need for an external anti-alias filter.
The CS5341 is available in a 16-pin TSSOP package
for Commercial (-10° to +70° C) and Automotive grades
(-40° to +85° C). The CDB5341 Customer Demonstra-
tion Board is also available for device evaluation and
implementation suggestions. Please refer to “Ordering
Information” on page 22 for complete ordering
information.
The CS5341 is ideal for audio systems requiring wide
dynamic range, negligible distortion and low noise, such
as set-top boxes, DVD-karaoke players, DVD record-
ers, A/V receivers, and automotive applications.
High-Pass
Filter
Low-Latency
Digital Filters
High-Pass
Filter
Serial Port
VA
3.3 V to 5 V
Internal
Reference
Voltages
Switch-Cap
ADC
VD
3.3 V to 5 V
VL
1.8 V to 5 V
Auto-detect
MCLK Divider
Slave Mode
Auto-detect
Master Clock
Reset
Single-Ended
Analog Input
Low-Latency
Digital Filters
Switch-Cap
ADC
Mode
Configuration
Single-Ended
Analog Input
SCLK
LRCK
SDOUT
M0
M1
FILT+
VQ
AINR
AINL
March '08
DS564F2
Confidential Draft
3/11/08
CS5341
Vue de la page 0
1 2 3 4 5 6 ... 21 22

Résumé du contenu

Page 1 - Confidential Draft

Copyright © Cirrus Logic, Inc. 2008(All Rights Reserved)http://www.cirrus.com105 dB, 192 kHz, Multi-Bit Audio A/D ConverterFeatures Advanced Multi-bi

Page 2

10 DS564F2CS5341Confidential Draft3/11/08DC ELECTRICAL CHARACTERISTICS(GND = 0 V, all voltages with respect to 0 V. MCLK=12.288 MHz; Master Mode)9. Po

Page 3

DS564F2 11CS5341Confidential Draft3/11/08SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT(Logic "0" = GND = 0 V; Logic "1" = VL, CL =

Page 4

12 DS564F2CS5341Confidential Draft3/11/08 SCLK outputtmslrSDOUTtsdoLRCK outputMSB MSB-1Figure 13. Master Mode, Left-Justified SAI Fi

Page 5

DS564F2 13CS5341Confidential Draft3/11/082. PIN DESCRIPTION Pin Name # Pin DescriptionM0M1116Mode Selection (Input) - Determines the operational

Page 6

14 DS564F2CS5341Confidential Draft3/11/083. TYPICAL CONNECTION DIAGRAMFILT+V0.1µFA/D CONVERTERSCLKCS5341MCLKVQ1µF+RSTVAL1µF1.8 V to 5V1µF++SDOUTGNDLRC

Page 7

DS564F2 15CS5341Confidential Draft3/11/084. APPLICATIONS4.1 Single-, Double-, and Quad-Speed ModesThe CS5341 can support output sample rates from 2 kH

Page 8

16 DS564F2CS5341Confidential Draft3/11/084.2.1 Operation as a Clock MasterAs a clock master, LRCK and SCLK operate as outputs. The left/right and seri

Page 9

DS564F2 17CS5341Confidential Draft3/11/084.2.3 Master Clock The CS5341 requires a Master clock (MCLK) which runs the internal sampling circuits and di

Page 10 - DIGITAL CHARACTERISTICS

18 DS564F2CS5341Confidential Draft3/11/084.4 Power-Up SequenceReliable power-up can be accomplished by keeping the device in reset until the power sup

Page 11

DS564F2 19CS5341Confidential Draft3/11/084.8 Capacitor Size on the Reference Pin (FILT+)The CS5341 requires an external capacitance on the internal re

Page 12

2 DS564F2CS5341Confidential Draft3/11/08TABLE OF CONTENTS1. CHARACTERISTICS AND SPECIFICATIONS ...

Page 13 - 2. PIN DESCRIPTION

20 DS564F2CS5341Confidential Draft3/11/085. PARAMETER DEFINITIONSDynamic RangeThe ratio of the rms value of the signal to the rms sum of all other spe

Page 14 - 3. TYPICAL CONNECTION DIAGRAM

DS564F2 21CS5341Confidential Draft3/11/086. PACKAGE DIMENSIONS 1. “D” and “E1” are reference datums and do not included mold flash or protrusions, but

Page 15 - 4. APPLICATIONS

22 DS564F2CS5341Confidential Draft3/11/087. ORDERING INFORMATION8. REVISION HISTORYProduct Description Package Pb-Free Grade Temp Range Container Orde

Page 16

DS564F2 3CS5341Confidential Draft3/11/08LIST OF FIGURESFigure 1.Single-Speed Mode Stopband Rejection ...

Page 17

4 DS564F2CS5341Confidential Draft3/11/081. CHARACTERISTICS AND SPECIFICATIONS(All Min/Max characteristics and specifications are guaranteed over the S

Page 18

DS564F2 5CS5341Confidential Draft3/11/08ANALOG CHARACTERISTICS - COMMERCIAL GRADETest Conditions (unless otherwise specified): Input test signal is a

Page 19

6 DS564F2CS5341Confidential Draft3/11/08ANALOG CHARACTERISTICS - AUTOMOTIVE GRADETest Conditions (unless otherwise specified): Input test signal is a

Page 20 - 5. PARAMETER DEFINITIONS

DS564F2 7CS5341Confidential Draft3/11/08DIGITAL FILTER CHARACTERISTICS 7. Filter characteristics scale precisely with Fs8. Response shown is for Fs

Page 21

8 DS564F2CS5341Confidential Draft3/11/08Figure 1. Single-Speed Mode Stopband Rejection Figure 2. Single-Speed Mode Stopband RejectionFigure 3. Sing

Page 22 - 8. REVISION HISTORY

DS564F2 9CS5341Confidential Draft3/11/08Figure 7. Double-Speed Mode Transition Band (Detail) Figure 8. Double-Speed Mode Passband RippleFigure 9. Q

Commentaires sur ces manuels

Pas de commentaire